nick/jlcpcb-design-rules-stackups
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

6 layer design rules

Browse Source
This commit is contained in:
Ayberk Özgür
2019-08-18 16:06:43 +02:00
parent 42c3d6ddef
commit 3959cd4b78
3 changed files with 98 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@@ -15,6 +15,8 @@ Design rules include:
- 1 oz copper on top & bottom layers: 3.5mil trace & clearance on all layers, 5mil via clearance, 0.2mm hole, 0.45mm via diameter
- 2 oz copper on top & bottom layers: 3.5mil trace & clearance on mid layers, 5mil via clearance, 8mil trace & clearance on top & bottom layers, 0.2mm hole, 0.45mm via diameter
All design rules include a `PowerPads` pad class for easy direct polygon pour connection.
Layer stackups include:
- 2 layer