nick
/
jlcpcb-design-rules-stackups
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

README

This commit is contained in:
Ayberk Özgür 2019-08-18 11:18:21 +02:00 committed by GitHub
parent 841feae037
commit 6f5bb86958
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 24 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
README.md Normal file
View File

@ -0,0 +1,24 @@
jlcpcb-design-rules-stackups
============================
JLCPCB design rules and stackups for Altium Designer.
Design rules include:
- 2 layer
- 4 layer
- 6 layer
Layer stackups include:
- 2 layer - 0.4mm, 0.6mm, 0.8mm, 1.0mm, 1.2mm, 1.6mm, 2.0mm
- 4 layer JLC7628 - 0.8mm, 1.0mm, 1.2mm, 1.6mm, 2.0mm
- 4 layer JLC2313 - 0.8mm, 1.0mm, 1.2mm, 1.6mm
- 6 layer JLC2313 - 1.2mm, 1.6mm
- 6 layer JLC7628 - 2.0mm
Information compiled from:
- https://jlcpcb.com/capabilities/Capabilities
- https://jlcpcb.com/client/index.html#/impedance