nick/jlcpcb-design-rules-stackups
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

6 layer hole clearance

Browse Source
This commit is contained in:
Ayberk Özgür
2019-08-18 16:24:53 +02:00
parent 3959cd4b78
commit 8c2f9ace42
3 changed files with 19 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
README.md
View File

@@ -5,15 +5,15 @@ JLCPCB design rules and stackups for Altium Designer.
Design rules include:
- 2 layer
- 1 oz copper: 5mil trace & clearance, 0.3mm hole, 0.6mm via diameter
- 2 oz copper: 8mil trace & clearance, 0.3mm hole, 0.6mm via diameter
- 4 layer
- 1 oz copper on top & bottom layers: 3.5mil trace & clearance on all layers, 5mil via clearance, 0.2mm hole, 0.45mm via diameter
- 2 oz copper on top & bottom layers: 3.5mil trace & clearance on mid layers, 5mil via clearance, 8mil trace & clearance on top & bottom layers, 0.2mm hole, 0.45mm via diameter
- 6 layer
- 1 oz copper on top & bottom layers: 3.5mil trace & clearance on all layers, 5mil via clearance, 0.2mm hole, 0.45mm via diameter
- 2 oz copper on top & bottom layers: 3.5mil trace & clearance on mid layers, 5mil via clearance, 8mil trace & clearance on top & bottom layers, 0.2mm hole, 0.45mm via diameter
- **2 layer**
- **1 oz copper**: 5mil trace & clearance, 0.3mm hole, 0.6mm via diameter, 0.25mm hole clearance
- **2 oz copper**: 8mil trace & clearance, 0.3mm hole, 0.6mm via diameter, 0.25mm hole clearance
- **4 layer**
- **1 oz copper** on top & bottom layers: 3.5mil trace & clearance on all layers, 5mil via clearance, 0.2mm hole, 0.45mm via diameter, 0.25mm hole clearance
- **2 oz copper** on top & bottom layers: 3.5mil trace & clearance on mid layers, 5mil via clearance, 8mil trace & clearance on top & bottom layers, 0.2mm hole, 0.45mm via diameter, 0.25mm hole clearance
- **6 layer**
- **1 oz copper** on top & bottom layers: 3.5mil trace & clearance on all layers, 5mil via clearance, 0.2mm hole, 0.45mm via diameter, 0.25mm hole clearance
- **2 oz copper** on top & bottom layers: 3.5mil trace & clearance on mid layers, 5mil via clearance, 8mil trace & clearance on top & bottom layers, 0.2mm hole, 0.45mm via diameter, 0.25mm hole clearance
All design rules include a `PowerPads` pad class for easy direct polygon pour connection.
@@ -49,3 +49,4 @@ Information compiled from:
- https://jlcpcb.com/quote/pcbOrderFaq/Copper%20Weight
- https://jlcpcb.com/quote
- https://support.jlcpcb.com/article/42-how-to-export-altium-pcb-to-gerber-files
- https://embdev.net/topic/478351