nick/jlcpcb-design-rules-stackups
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

4 layer rule trace width & clearance 3.5mil -> 4mil

Browse Source
This commit is contained in:
Ayberk Özgür
2019-11-13 15:12:35 +01:00
parent 355f637b95
commit e5044394e2
3 changed files with 35 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
README.md
View File

@@ -17,7 +17,21 @@ Design rules
- 0.3mm min. hole diameter
- 0.6mm min. via diameter
- 0.25mm hole clearance
- 4 layer / 6 layer
- 4 layer
- 1 oz copper on top & bottom layers, 0.5 oz copper on mid layers
- 4mil trace width & clearance on all layers
- 0.2mm min. hole diameter
- 0.45mm min. via diameter
- 5mil via clearance
- 0.25mm hole clearance
- 2 oz copper on top & bottom layers, 0.5 oz copper on mid layers
- 4mil trace width & clearance on mid layers
- 8mil trace width & clearance on top & bottom layers
- 0.2mm min. hole diameter
- 0.45mm min. via diameter
- 5mil via clearance
- 0.25mm hole clearance
- 6 layer
- 1 oz copper on top & bottom layers, 0.5 oz copper on mid layers
- 3.5mil trace width & clearance on all layers
- 0.2mm min. hole diameter